

Fig. 2 Test chip for 2.5G CDR




Fig. 3 Test chip for Half Rate 3.5G CDR




Fig.4 Frequency spectrum of the clock output of 3.5G CDR

Further research effort is spent on 10G CDR design. One more 10G CDR chip is fabricated at MOSIS and The chip photo is omitted at this time. Our characterization results show that it is possible to design Multi-Giga Herz Circuits using digital CMOS technology with satisfactory performance.