

## SEMINAR

## Room 1037 ETB

September 1, 2015 3:55-5:10 P.M.

## A 25GS/s 6b TI Binary Search ADC with Soft-Decision Selection in 65nm CMOS

by

Shengchang Cai

Texas A&M University

**Abstract:** Serial link systems require high-speed low-resolution ADCs to enable flexible and complex equalization in the digital domain, as well as easily support bandwidthefficient modulation schemes. Binary search ADCs provide a good balance between flash and SAR ADCs in terms of speed and power efficiency. This talk presents a 25GS/s 8-way time-interleaved binary search ADC that employs a soft-decision selection algorithm to improve metastability tolerance and relax T/H settling requirements. The T/H design is further relaxed with reduced loading from a new shared-input three comparator structure. Fabricated in GP 65nm CMOS, the ADC achieves 4.62-bits ENOB at Nyquist and 143 fJ/conv.-step FOM, while consuming 88mW and occupying 0.24mm<sup>2</sup> core ADC area.

**Shengchang Cai** received the B.S. degree from Fudan University, Shanghai, China, in 2012 in Microelectronics. He is currently working towards the Ph.D. degree at Texas A&M University, College Station, TX, USA. During 2015, He was a Serdes architect intern at Freescale Semiconductor Inc, Chandler, AZ, USA. His research interests include design and modeling of high-speed analog/mixed-signal integrated circuits and systems and RF photonics.